Abstract-Multilevel logic circuits has advantages of simpler circuit complexity, less interconnections and small chip area. However it has not found enough attention and applications because there is not sufficient hardware available. Reference [1] proposes a multilevel flip-flop circuit and its applications for building counter circuits. In this paper it is shown that it is possible to design any arbitrary sequential logic circuit by using this flip-flop. The multilevel circuit is simpler and uses fewer transistors compared to the binary equivalent circuit.  Index Terms-multivalued logic, sequential logic, multivalued flip-flop, current mode CMOS logic
I. INTRODUCTION
Multilevel or multivalued logic circuits (MVL) may implement the logic operations more efficiently and faster by increasing the radix of the system or the number of levels used, in the expense of reduced noise margin. These systems become equivalent to an analog system if the radix is very large. So, it suffers from the noise and parameter variations of the components used in the realization.
The current mode design can be successfully applied to higher-radix or multi-valued logic circuit design, abbreviated as CM-MVL. Current-mode MVL structures are presented in [11] 错误!未找到引用源。.
In current-mode design, the parameter variations of the components and the noise may result in incorrect logic levels may be obtained, if the number of cascaded stages exceeds a certain value. Therefore, it is unavoidable to restore the tabulated levels after a certain number of stages, unless the gates are self-restored type [12] . A new full-current mode CMOS-MVL restoration circuit is presented in [13] .
II. DEFINITIONS
In a radix-r multilevel system, any m-variable logic function, f(x 1 , x 2 ,…, x m ) may be represented in terms of basic operations, MIN, MAX and inverter. Here, each variable, x i , takes a value from the set R={0,1,…, r-1}. The radix, r, corresponds to the number of possible signal Manuscript received November 14, 2013; revised March 1, 2014. levels. In current mode MVL logic, levels are represented by current levels in terms of a base current, I b . Thus, a variable x=0 is associated with the current level value, I 0 =0, x=1 is associated with I 1 =I b and so on. However, in the circuits, a logic current level l, actually corresponds to an interval of the continuous quantity, y, such that
This means that a total parameter variation plus noise of  ½I b may be tolerated. The definitions of basic MVL operations are given below [11] .
MIN(x,y)=xy=xy MAX(x,y)=xy=x+y
The clock-wise Cyclic Unfortunately, circuit level implementations of the equations are very complicated [6] , [7] and they require the inversion of the current state output to calculate the next state. In current mode designs, inversion is performed by subtracting the current from the maximum allowable current [i.e. (r -1)I 0 ]. This operation increases the power consumption considerably. So, the inverter must be avoided for a low power design.
Since all standard flip-flop equations require inversion, it is decided to define a new flip-flop, which does not use any inverter. This new flip-flop is called AB flip-flop because it has two inputs, A and B, and the transition equation which does not have inverted terms, is stated as follows [1] :
The state transition table of the AB flip-flop is given in Table I . The flip-flop can successfully change its state for any input combination. Block diagram of the AB flip flop is given in Fig. 2 . It is composed of a MIN circuit to perform AND operation, a MAX circuit to perform OR operation and a LATCH-RESTORER circuit to HOLD and restore the current state. The MIN [14] and MAX [15] circuits are current-mode, multi-input circuits working based on winner/loser-takesall principle as shown in Fig. 3 . Although there are other simpler implementations of MIN and MAX circuits in the literature [4] , this circuit is preferred because of its robustness. The LATCH/ RESTORER circuit is based on level restoration circuit design given in [13] and optimized for the new application to obtain smooth transitions. Since the current mode multilevel circuits are not self-restored the predefined current levels can be deviate from their original values due to some variations in active element dimensions, power supplies, technology parameters, etc. The signal must be restored to its original value before the variations exceeds ±I b /2 value. In addition, the flip-flop circuits have positive feedback in nature, which prohibits any variation from the predefined level. Otherwise, this variation forces the output to shift either to ground or power supply voltage. The restoration circuit is modified as LATCH/RESTORER circuit by adding a pass transistor properly. Both HOLD and restore operations performed at the same time by using the circuit given in Fig. 4 . A 1-digit modulo-4 counter is designed to test the new flip-flop. Then, the counter design work is extended to synchronous and asynchronous 2-digit modulo-16 counters. All these circuits are tested successfully [1] . A 4-level logic system is preferred (although most circuits are radix-free, minor modifications may needed to change/increase the logic levels for a 1-digit counter), in order to keep the noise margins in reasonable levels.
Using the counting diagram and state transition table of the flip-flop, we can obtain the next-state equation of the counter as follows, after necessary minimizations; In order to show the suitability of the proposed new flip-flop, for any sequential multi-valued logic application, we propose and presented in this paper, an arbitrary state diagram for 1-input, 2-output quaternary logic circuit. HSPICE simulations show that circuit is working correctly. The state diagram of the circuit is given in Fig. 7 . Using this state diagram, truth table is formed and introduced in Table II . Here x is an input current, Q 2 and Q 1 are current state outputs and combined with x input to generate the excitation functions for A and B inputs of the flip-flops. Q 2+ and Q 1+ are the calculated next state output levels. Using this truth table, we obtain the input functions, by inspection, as follows (unfortunately there is not a simple method to simplify the multilevel logic equations).
Here, x are literal operations [9] . They are logically equal to "detect if 1  x " and "detect if 2  x ", respectively. So, we can replace the literal circuits with upper and lower threshold circuits. Threshold circuits are simpler and use fewer transistors than literal circuits. The new sequential circuit can be designed as given in Fig. 8 , by using these equations.
The circuit is tested for different input x currents, and the resulting output currents are shown in Figure 9 . The results are totally compatible with the state diagram introduced in Fig. 7 . Future studies will be based on designing edgetriggered flip-flops rather than level triggered ones. This will hopefully reduce the number of transistor used and will improve the speed considerably.
Another issue about multi-valued circuits is the minimization issue. Unfortunately there is no known method, which may be implemented easily, to simplify the multilevel logic equations. The circuit designs will be less complicated with the effective minimization algorithms.
